|
|
|
May 30, 2026
|
|
2025-2026 Academic Catalog
|
CEG 4322L - Very Large Scale Integrated Circuit Design Laboratory Credit Hour(s): 1
Course Description: Work station based experience designing asic devices for evaluation and testing.
Prerequisite(s): Undergraduate level EE 2000 Minimum Grade of D and Undergraduate level EE 2000L Minimum Grade of D
Corequisite(s): CEG4322
Enrollment Restrictions: May not be enrolled in one of the following degrees: Intending Egr & CS, Pre_Degree. Must be enrolled in one of the following colleges: College of Egr & Computer Sci.
Course Level: Undergraduate Schedule Type(s): Lab Grade Mode: Standard An additional fee is associated with this course.
|
|
|