|
|
Jan 15, 2025
|
|
2017-2018 Academic Catalog [ARCHIVED CATALOG]
|
CEG 6322L - Very Large Scale Integrated Circuit Design Laboratory Credit Hour(s): 1 Work station based experience designing asic devices for evaluation and testing. Corequisite(s): CEG6322 Restrictions: Must be enrolled in one of the following Levels: Graduate, Medical, Professional.
Level: Graduate Schedule Type(s): Lab
|
|
|